

NANO EXPRESS

Open Access

Device and circuit-level performance of carbon nanotube field-effect transistor with benchmarking against a nano-MOSFET

Michael Loong Peng Tan^{1,2*}, Georgios Lentaris² and Gehan AJ Amaratunga²

Abstract

The performance of a semiconducting carbon nanotube (CNT) is assessed and tabulated for parameters against those of a metal-oxide-semiconductor field-effect transistor (MOSFET). Both CNT and MOSFET models considered agree well with the trends in the available experimental data. The results obtained show that nanotubes can significantly reduce the drain-induced barrier lowering effect and subthreshold swing in silicon channel replacement while sustaining smaller channel area at higher current density. Performance metrics of both devices such as current drive strength, current on-off ratio (I_{on}/I_{off}), energy-delay product, and power-delay product for logic gates, namely NAND and NOR, are presented. Design rules used for carbon nanotube field-effect transistors (CNTFETs) are compatible with the 45-nm MOSFET technology. The parasitics associated with interconnects are also incorporated in the model. Interconnects can affect the propagation delay in a CNTFET. Smaller length interconnects result in higher cutoff frequency.

Keywords: Device modeling, HSPICE, Benchmarking, MOSFET, CNTFET, Logic gates

Background

Carbon nanotubes (CNTs) have been proposed as an alternative channel material to silicon (Si), based on their quantum transport properties which, in principle, allow ballistic transport at room temperature. CNT ballistic modeling [1] has been used to assess the performance of the device at the HSPICE circuit level [2]. Device modeling is vital for projecting the practical performance of a CNT transistor as a switching device in integrated circuits (ICs).

We report the potential of a CNT channel through modeling as a substitute to a silicon channel in a scaled metal-oxide-semiconductor field-effect transistor (MOSFET) for logic applications. By scaling the Si transistor and the density of states (DOS) of the CNT, we observe good agreement between CNT and ballistic Si MOSFET [3] in the drain current–voltage (I - V) output characteristics. Output current is critical in determining the switching speed of a transistor in logic gates. We show that the

output performances of CNT and Si channel devices are similar in the 45-nm node experimental data. However, the modeling results point to significant reduction in drain-induced barrier lowering (DIBL) and related high field effects in the CNT compared to the short-channel nanoscale Si MOSFET at the same output current. We also assess the effect of channel area restructuring on electric field properties as well as the role of the DOS in determining CNT current. Unlike in the Si MOSFET, it is seen that the performance of a CNT channel is enhanced when the source/drain width is minimized rather than the channel length due to gate-to-source/drain parasitic fringe capacitances. MOSFET scaling according to Moore's law is limited by process controllability.

Methods

Carbon nanotube and MOSFET modeling

A layout of a carbon nanotube field-effect transistor (CNTFET) is shown in Figure 1. The area of the channel is defined by the width (W) of the source and drain contacts and the length (L) of the nanotube. Details of the ballistic MOSFET modeling can be found in our previous work [3].

* Correspondence: michael@fke.utm.my

¹Faculty of Electrical Engineering, Universiti Teknologi Malaysia, UTM Skudai, Johor 81310, Malaysia

²Electrical Engineering Division, University of Cambridge, 9 JJ. Thomson Ave, Cambridge CB3 0FA, UK




Figure 1 Top view of CNTFET device.

The analytical carbon nanotube model comes from the work of Rahman et al. [4,5] where we have extended the universal DOS spectral function into a numerical calculation for CNT conduction subbands. We have modified the DOS subroutine [6] to account for multimode transport [7]. To improve precision and accuracy in the simulation, the parameters in Table 1 for MOSFET and CNTFET which incorporate quasi-ballistic transport scattering are extracted from CADENCE [8] and Javey et al. [9], respectively. CNTFET analytical models have been validated and agree well with experimental data [9,10] particularly in the saturation region depicted in Figure 2.

If a CNT can achieve the same current as a MOSFET, an identical channel area ($A_{\text{MOS}} = A_{\text{CNT}}$) can be maintained by setting the width of the physical space occupied by the CNTFET to be $W_{\text{CNT}} = A_{\text{MOS}} / L_{\text{CNT}}$. When $W = L$ for the MOSFET, the general channel area can be expressed as $A = (kL)^2$, where k is the scaling factor. As such, a CNT channel with length, $2kL$ should attain the same current with $W = 0.5kL$. Thus, if the physical width of the CNT channel is $W \leq 0.5kL$, there will not be any area drawback in output current due to the longer L . In fact, the maximum electric field in CNT is halved, giving $E_{\text{mCNT}} = E_{\text{mSi}} / 2$, and is significantly reduced as the CNT

channel grows longer. For a CNT with $L = 60$ nm compared to a Si MOSFET with $L = 45$ nm, the maximum electric field is $E_{\text{m}} = 0.83 E_{\text{mSi}}$.

Device modeling

The top view of CNTFET with the source and drain contacts is shown in Figure 1. The filled black rectangle represents the contact enclosure with dimension extracted from a generic 45-nm MOSFET process design kit (PDK) where $S = 20$ nm, $C = 60$ nm, and $W_C = L_C = 100$ nm. Nine capacitances are introduced into the carbon-based macromodel as illustrated in Figure 3. They are the gate oxide capacitance C_{ox} , quantum capacitance C_Q , source capacitance C_s , drain capacitance C_d , substrate capacitance C_{sub} , source-to-bulk capacitance C_{sb} , drain-to-bulk capacitance C_{db} , gate-to-source capacitance C_{gs} , and gate-to-drain capacitance C_{gd} . The size of the contact is crucial as it ultimately influences C_{sb} and C_{db} . They are given in Table 1 and can be written as

Table 1 Source and drain capacitance for multiple substrate insulator thickness

Substrate insulator thickness (nm)	C_{sb} or C_{db} (aF)	I_{ds} (μA) at $V_{\text{G}} = 1$ V
10	34.53	47.395
50	6.906	47.340
100	3.453	47.272
200	1.727	47.135
300	1.151	46.998
400	0.863	46.860
500	0.691	46.723




Figure 2 Simulated CNT drain characteristic versus 80-nm experimental data. Simulated single-subband CNT drain characteristic (solid lines) versus 80-nm experimental data with high-potassium (K)-doped source and drain doping (filled diamond) at $V_{\text{G}} = 0$ to 1.0 V in 0.2-V steps. (Adapted from [9]).




Figure 3 HSPICE macromodel for CNTFET.

$$C_{sb} \text{ or } C_{db} = \epsilon_{ins} \left(\frac{WL}{t_{ins}} \right), \quad (1)$$

where t_{ins} is the thickness of the insulator, W is the width of the contact, L is the length of the contact, and ϵ_{ins} is the permittivity of the insulator. The substrate insulator capacitance C_{sub} for CNTFET is given by

$$C_{sub-CNTFET} = \frac{2\pi\epsilon_{ins}}{\ln\left(\frac{4t_{sub}}{d}\right)}, \quad (2)$$

where t_{sub} is the substrate oxide thickness and d is the diameter of CNT. The intrinsic gate capacitance C_G of CNTFET is a series combination of gate oxide capacitance C_{ox} and quantum capacitance C_Q [11]. The C_{ox} of a CNTFET [12-14] is shown to be

$$\text{Nanotube } C_{ox} = \frac{2\pi\epsilon_{ins}}{\ln\left(\frac{2t_{ins}+d}{d}\right)} \quad (3)$$

The quantum capacitance is expressed by [15-17]

$$C_Q = \frac{2g_v g_s q^2}{h v_F} \sum_i \frac{E}{\sqrt{E^2 - (E_{Gi}/2)^2}} \Theta\left(|E| - \frac{E_{Gi}}{2}\right), \quad (4)$$

where g_s is the spin degeneracy, g_v is the valley degeneracy, E_{Gi} is the bandgap energy, and v_F is the Fermi velocity. The step function $\Theta(x)$ is equal to 1 when $x > 0$ and 0 when $x < 0$. The C_{gs} and C_{gd} are given as

$$C_{gs} = \frac{L_g C_{ox}}{2} \left[\frac{C_Q + C_s}{C_{tot} + C_Q} \right]; \quad (5)$$

$$C_{gd} = \frac{L_g}{2} C_{ox} \left[\frac{C_Q + C_d}{C_{tot} + C_Q} \right], \quad (6)$$

where C_s and C_d are the source and drain capacitance fitting parameters, respectively, [1,2] that are used to fit the

experimental data and L_g is the length of the gate. The sum of C_{gd} and C_{db} gives the intrinsic capacitance C_{int} .


The square law is no longer valid for I - V formulation of short-channel MOSFET. Tan et al. [3] succinctly show the transformation of the square law that applies for the long channel to the linear law that is applicable for short-channel MOSFET. On the other hand, I - V formulation for the CNTFET model follows the quantum conductance principle that was developed by Rahman et al. [4,5] and Datta [6]. The I - V model can be rewritten in terms of drain voltage V_d , source voltage V_s , and gate voltage V_G that is expressed by

$$\begin{aligned} I_{ds}(V_G, V_d, V_s) &= G_{ON} \frac{k_B T}{q} \\ &\times [\log(1 + \exp(q(E_F - V_{sc}(V_G, V_d, V_s))/k_B T))] \\ &- G_{ON} \frac{k_B T}{q} [\log(1 + \exp(q(E_F - V_{sc}(V_G, V_d, V_s) \\ &- V_d - V_s)/k_B T))], \end{aligned} \quad (7)$$

where G_{ON} is the ON-conductance, V_{sc} is also known as the channel surface potential [11], E_F is the Fermi energy, k_B is the Boltzmann constant, T is the temperature, and q is the electric charge. The equation is iteratively solved and hence includes the effect of gate voltage.

Model verification

In this section, the potential of CNT circuit design is assessed. Our simulation results in Figure 4 indicate that CNTFET is able to provide drain current performance comparable to a 45-nm-gate length MOSFET. The model is successful in predicting expected output current levels in a sub-100-nm-channel CNT transistor experimental data. The DIBL effects and subthreshold swing (SS) are better suppressed in the CNT device, while the Si transistor demonstrates a moderate DIBL



and SS due to short-channel effects as shown in Table 2. Although the CNT has similar ON-current, it sustains I_{on}/I_{off} ratio of two orders of magnitude lower than Si MOSFET. The quantum ON-conductance limit

Table 2 Device model specification at $V_{GS} = 1$ V

Parameter	CNTFET benchmarking	
	CNTFET	MOSFET
Channel length, L	50 nm	45 nm
Contact width, $W_{contact}$	100 nm	-
Channel width, W	-	125 nm
Channel area	$5 \times 10^{-15} \text{ m}^2$	$5.63 \times 10^{-15} \text{ m}^2$
Nanotube diameter	1.5437 nm	-
Chiral vector $[n,m]$	[20,0]	-
Maximum current, I_{dmax}	46.56 μA	50.20 μA
Transconductance, g_m	68.1 μS	148 μS
Carrier density, $I_{dmax}/[d \text{ or } W]$	30.16 $\mu\text{A}/\text{nm}$	0.40 $\mu\text{A}/\text{nm}$
Gate capacitance, C_G	14.85 aF	65.8 aF
Drain capacitance, C_d	0.59 aF	19.0 aF
Source capacitance, C_s	1.43 aF	78.7 aF
Substrate capacitance, C_{sub}	1.60 aF	6.52 aF
Total terminal capacitance, C_{ter}	18.47 aF	209.02 aF
Intrinsic capacitance, $C_{int} = C_{gd} + C_{db}$	21.29 aF	37.40 aF
Load capacitance, C_L at 1 GHz	46.54 fF	50.13 fF
Cutoff frequency with 5- μm wire	13.57 GHz	27.72 GHz
Drain-induced barrier lowering	40.85 mV/V	83.89 mV/V
Subthreshold swing	72.3 mV/decade	113.67 mV/decade
On-off ratio	2.99×10^4	9.54×10^6

of a ballistic single-walled carbon nanotube (SWCNT) and graphene nanoribbon with perfect contact is $G_{ON} = 4e^2/h$ and $G_{ON} = 2e^2/h$ (twice the fundamental quantum unit of conductance), respectively. Quantum capacitance C_Q is directly proportional to the density of states of the semiconductor but inversely proportional to the electrochemical potential energy. When C_Q becomes smaller than C_{ox} , a large quantity of the electrochemical potential energy is needed to occupy the states above the Fermi energy. This results in the reduction in overall intrinsic gate capacitance C_G and limits the channel charge in a semiconductor and ultimately the *I-V* characteristic of the FET devices. Comparison in Table 2 shows that MOSFET has a higher cutoff frequency due to higher transconductance as compared to CNTFET with lower capacitances.

First, MOSFET logic circuits are built based on a 45-nm generic PDK. The MOSFET designs are then compared with carbon-based circuit models that consist of prototype digital gates implemented in HSPICE circuit simulator. These CNTFETs use 45-nm process design rules, namely the minimum contact size. For a fair assessment, both MOSFET and CNTFET are designed to provide similar current strength (≈ 46 to 50 μA).

An appropriate CNTFET device was fabricated to investigate the contact resistance. SWCNTs were grown in situ using the bimetal catalyst iron-molybdenum (Fe-Mo) [11] on a silicon-on-insulator substrate with 200 nm of thermally grown SiO_2 . Metal contacts were patterned by electron beam lithography, and 60 nm of palladium (Pd) contacts was deposited to form a back gate geometry transistor. The spacing between the Pd contacts varied between 56.6 nm and 1.06 μm as shown in Figure 5.

A four-probe measurement was carried out at room temperature to extract the resistance characteristics of the carbon nanotube that was used to form the transistor channel. The normalized resistances were 0.495, 0.744, 0.118, and 0.450 $\text{M}\Omega/\text{nm}$ for $R_{2,3}$, $R_{2,4}$, $R_{3,4}$, and $R_{4,5}$, respectively, where indices indicate Pd contact labels. The diameter of the SWCNT is 1.5 nm. Calculation shows that the 415-nm nanotube resistance is 27.8 $\text{k}\Omega$ that is almost equal to the theoretical $R_{ON} = h/q^2 = 25.812 \text{ k}\Omega$ and four times larger than the theoretically lowest quantum resistance of the SWCNT, $R_{ON} = h/4q^2 = 6.5 \text{ k}\Omega$.

Though at 415-nm channel length ballistic transport is not preserved in the CNT, it is still only factor 4 larger than the theoretically expected minimum, suggesting that scattering is not extensive. Nevertheless, the model which assumes ballistic transport predicts similar saturation current levels ($\approx 50 \mu\text{A}$) for both the 50- and 415-nm channel devices, as illustrated in Figure 5. Practically, this suggests that one must have CNT channel lengths below approximately 100 nm or even low contact resistance in order to utilize ballistic transport in them.




Figure 5 Scanning electron microscope image of Pd contacts over the nanotube with each contact being labeled. Black arrows are used to point to the SWCNT.

Results and discussion

Circuit analysis

CNT circuit logic operation is simulated in HSPICE based on the compact models described in the ‘Model verification’ section. Figures 6, 7, 8, 9, and 10 show the

schematic of NOT, NAND2, NOR2, NAND3, and NOR3 gates and their corresponding input and output waveform, respectively. It is shown that CNTFETs are able to provide correct logical operation as MOSFET from the output waveform. In this simulation, it is assumed that




Figure 6 Schematic of NOT gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).




Figure 7 Schematic of two-input NAND2 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).




Figure 8 Schematic of two-input NOR2 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).




Figure 9 Schematic of three-input NAND3 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).

both the n-type and p-type CNTFETs have symmetrical I - V characteristics. The performance evaluation of these Boolean operations is listed in Table 3.

Performance evaluation

The unity current gain cutoff frequency for the CNTFET circuit model is depicted in Figure 11. The model uses a

copper interconnect of 45 nm with a 100-nm and 500-nm substrate insulator thickness. The interconnect length varies from 0.01 to 100 μm . The length of interconnects affects considerably the frequency response. The lower length interconnect enhances the cutoff frequency. The substrate thickness also plays an active role in lower length domain. No distinction with the substrate




Figure 10 Schematic of three-input NOR3 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).

Table 3 45-nm process propagation delay computation between CNTFET (with and without interconnect) and MOSFET (post-layout simulation)

Logic circuits	CNTFET with 45-nm process design guidelines		MOSFET with 45-nm process
	Delay without interconnects	Delay with 5- μm interconnect	Delay (post-layout simulation)
	Propagation delay, t_p (ps)	Propagation delay, t_p (ps)	Propagation delay, t_p (ps)
NOT	0.14	9.277	5.005
NAND2	0.39	12.97	8.719
NAND3	0.61	16.87	11.343
NOR2	0.47	12.98	8.797
NOR3	0.50	16.48	11.655

thickness is visible beyond 1- μm interconnect length. The figure of merit for logic devices, namely power-delay product (PDP) and energy-delay product (EDP) metrics, are given as

$$\text{PDP} = P_{av} \times t_p; \quad (8)$$

$$\text{EDP} = \text{PDP} \times t_p, \quad (9)$$

where P_{av} is the average power and t_p is the propagation delay.

Figure 12 shows the PDP of CNTFET and MOSFET logic gates for the 45-nm process. The simulation results show that the PDP of CNTFET-based gates are




Figure 11 Cutoff frequency for CNTFET. Cutoff frequency for CNTFET with interconnect length from 0.01 to 100 μm with a source and drain contact area equivalent to that of a 45-nm MOSFET and substrate insulator thickness of 100-nm and 500-nm.




Figure 12 PDP of CNTFET versus MOSFET.

lower than that of MOSFET-based gates by several orders of magnitude [18]. For the 45-nm process, the PDP of CNTFET-based gates is two times smaller than that of MOSFET-based gates with $L_{\text{wire}} = 5 \mu\text{m}$. It increases to 1,000 times without interconnect ($L_{\text{wire}} = 0 \mu\text{m}$).

Figure 13 shows the EDP of CNTFET and MOSFET logic gates for the 45-nm process. EDP for CNTFET-based gates with 5 μm is comparable to MOSFET. As a result, the wire length should be kept shorter than 5 μm in order to obtain energy-efficient low-power architecture.

Figures 14 and 15 show 3D plots of PDP and EDP for CNTFET with copper interconnect up to 5 μm in length. We observe a 28 % improvement of PDP while EDP reduces by 39 % for NAND3 that adopts the 45-nm process compared to the one that uses the 90-nm process contact size.




Figure 13 EDP of CNTFET versus MOSFET.




Figure 14 3D plot of PDP of CNTFET logic gates. The copper interconnect length is up to 5 μm for $t_{\text{node}} = 45 \text{ nm}$ and $t_{\text{sub}} = 500 \text{ nm}$.

Table 3 shows the average propagation delay, t_p , for logic gates NOT, NAND2, NAND3, NOR2, and NOR3 for CNTFET with and without interconnect in comparison with MOSFET during post-layout simulation. It is found that NAND3 or NOR3 has the largest propagation delay since both of them has multiple fan-in and fan-out each. In the digital logic simulation of CNTFET, we use an average length of 5 μm per fan-out.

Conclusions

We have established that a longer channel CNT is capable of delivering output currents comparable to those from a 45-nm-node Si MOSFET. This is possible due to the preservation of ballistic transport over distances

approaching 100 nm and the higher current density of a single CNT forming the channel. Consequently, in the same practical channel area, a CNT allows reduction of short-channel effects as it has a lower E_{max} , leading to a lower DIBL and off current.

Devices with thicker substrate insulator and smaller source drain contact area give the highest frequency. In addition to that, logic gates NOT, NAND2, NAND3, NOR2, and NOR3 and their corresponding input and output waveforms are given. The interconnect length of cascading logic gates has a profound effect on the signal propagation delay. In the digital logic simulation, the key limiting factor for high-speed CNT-based chips is the interconnect itself. The performance enhancement of




Figure 15 3D plot of EDP of CNTFET logic gates. The copper interconnect length up to 5 μm for $t_{\text{node}} = 45 \text{ nm}$ and $t_{\text{sub}} = 500 \text{ nm}$.

these carbon-based material is negligible if the interconnect capacitance is not reduced significantly with transistor feature size. Bundled metallic MWCNTs are seen as a potential candidate to replace copper interconnects as future IC interconnects once the challenges of integrating CNT interconnects onto existing manufacturing processes are met.

We also show that ballistic transport is not maintained in a CNT when contact resistance is large. A good fit to the data output characteristics from a 50-nm CNT channel device is obtained. As mean free path in a CNT is very long, often exceeding 1 μm , the ballistic process plays a predominant role, similar to one discussed extensively by Riyadi and Arora [19]. In fact, they define a new feature, named ballisticity. The truly ballistic transport is possible as channel length approaches zero. In a finite length, there are always finite probabilities of scattering.

Competing interests

The authors declare that they have no competing interests.

Authors' contributions

MLPT designed and carried out the device modeling and simulation work, analyzed the data, and drafted the manuscript. GL carried out the experimental work and fabricated the SWCNT. GAJA supervised the research work and helped amend the manuscript. All authors read and approved the final manuscript.

Authors' informations

MLPT was born in Bukit Mertajam, Penang, Malaysia, in 1981. He received his B. Eng. (electrical-telecommunication) and M. Eng. (electrical) degrees from Universiti Teknologi Malaysia (UTM), Skudai, Malaysia, in 2003 and 2006, respectively. He conducted his postgraduate research in nanoscale MOSFET modeling at the Intel Penang Design Center, Penang, Malaysia. He recently obtained his Ph.D. degree in 2011 at the University of Cambridge, Cambridge, UK. He is a senior lecturer at UTM. His present research interests are in device modeling and circuit simulation of carbon nanotube, graphene nanoribbon, and MOSFET. MLPT is an IEEE member, member of IET (MIET), graduate member of IEM (GRAD IEM), and member of Queens' College. GL was born in Chania, Crete, Greece in 1983. He holds a B. Eng. (computing and robotic systems) degree from the Department of Electric Engineering in Liverpool University and a Ph.D. degree in engineering from the University of Cambridge. His Ph.D. thesis was in the area of fabricating and characterizing single-walled carbon nanotubes and ZnO nanowire transistors and sensors. He has also worked as a researcher at Nokia's Eurolab between 2009 and 2011 and particularly in developing novel sensors as part of Nokia's Nanosensing group. He, as part of Cambridge-M.I.T i-Teams, examines, identifies, and analyzes commercial potentials for an Intelligent Textbook technology, which uses an artificial intelligence engine, with real target customers in relevant industries. At present, GL is interested in pursuing a career that combines technology and analytical expertise, veiled in a business management environment. He is a member of Churchill College. GAJA received his B.Sc. degree in electrical/electronic engineering from Cardiff University, Wales, UK, in 1979 and his Ph.D. degree in electrical/electronic engineering from the University of Cambridge, Cambridge, UK, in 1983. He has held the 1966 Professorship in Engineering with the University of Cambridge since 1998. He currently heads the Electronics, Power and Energy Conversion Group, one of four major research groups within the Electrical Engineering Division of the Cambridge Engineering Faculty. He has worked for 25 years on integrated and discrete electronic devices for power conversion and on the science and technology of carbon-based electronics for 22 years. He has an active research program on the synthesis and electronic applications of carbon nanotubes and other nanoscale materials. He also has research interest in nanomagnetic materials for spin transport devices. He currently sits on the steering committee of the Nokia-Cambridge

University Strategic Collaboration on Nanoscience and Nanotechnology and is the head of the Nokia-CU Nanotechnology for Energy Programme. His current research is focused on integrated power conversion circuits. He has previously held faculty positions at the University of Liverpool (Chair in Electrical Engineering), University of Cambridge, and University of Southampton. He has held the UK Royal Academy of Engineering Overseas Research Award at Stanford University, Stanford, CA, USA, and been a Royal Society visitor at the School of Physics, University of Sydney, Sydney, New South Wales, Australia. He has published over 450 journal and conference papers. GAJA was elected a Fellow of the Royal Academy of Engineering in 2004. In 2007, he was awarded the Royal Academy of Engineering Silver Medal 'for outstanding personal contributions to British engineering.'

Acknowledgments

MLPT thanks the Ministry of Higher Education Malaysia and the Universiti Teknologi Malaysia (UTM) for the award of advanced study fellowship leading to a Ph.D. degree at the University of Cambridge. This work is partially supported by a New Academic Staff (NAS) research grant (vot no.: R. J130000.7723.4P030) and the UTM Research University Grant (GUP) (vot no.: QJ130000.2623.05J42). The authors also gratefully acknowledge the suggestions made by anonymous reviewers that have enhanced the quality of the manuscript greatly.

Received: 29 June 2012 Accepted: 9 August 2012

Published: 19 August 2012

References

- Deng J, Wong HSP: A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - part I: model of the intrinsic channel region. *IEEE Trans Electr Dev* 2007, **54**:3186-3194.
- Guo J, Datta S, Lundstrom B, McEuen P, Javey A, Dai H, Kim H, McIntyre P: Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors. *IEDM Technical Digest* 2002, **2002**:711-714.
- Tan MLP, Arora VK, Saad I, Ahmadi MT, Ismail R: The drain velocity overshoot in an 80 nm metal-oxide-semiconductor field-effect transistor. *Journal of Applied Physics* 2009, **105**:7.
- Rahman A, Guo J, Datta S, Lundstrom MS: Theory of ballistic nanotransistors. *IEEE Transactions on Electron Devices* 2003, **50**:1853-1864.
- Rahman A, Wang J, Guo J, Hasan MS, Liu Y, Matsudaira A, Ahmed SS, Datta S, Lundstrom M: <http://nanohub.org/resources/fettoy>.
- Datta S: *Quantum Transport: Atom to Transistor*. Cambridge: Cambridge University Press; 2006.
- Appenzeller J, Knoch J, Radosavljevicacut M, Avouris P: Multimode transport in Schottky-barrier carbon-nanotube field-effect transistors. *Physical Review Letters* 2004, **92**:226802.
- GPD045 - 45 nm Generic: (Revision 2.0) <https://pdk.cadence.com/home.do>.
- Javey A, Tu R, Farmer DB, Guo J, Gordon RG, Dai H: High performance n-type carbon nanotube field-effect transistors with chemically doped contacts. *Nano Letters* 2005, **5**:345-348.
- Javey A, Guo J, Paulsson M, Wang Q, Mann D, Lundstrom M, Dai H: High-field quasiballistic transport in short carbon nanotubes. *Physical Review Letters* 2004, **92**:106804.
- Kshirsagar C, El-Zeftawi MN, Banerjee K: Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs. In Proceedings of the DAC: *45th ACM/IEEE Design Automation Conference, 2008: June 8-13 2008; Anaheim, New York: ACM/IEEE* 2008, **2008**:250-255.
- Kazmierski TJ, Dafeng Z, Al-Hashimi BM: HSPICE implementation of a numerically efficient model of CNT transistor. In Proceedings of the: *FDL 2009 Forum on Specification & Design Languages: Sept 22-24 2009; Sophia Antipolis, Gières: ECSI* 2009, **2009**:1-5.
- Rosenblatt S, Yaish Y, Park J, Gore J, Sazonova V, McEuen PL: High performance electrolyte gated carbon nanotube transistors. *Nano Letters* 2002, **2**:869-872.
- Shimotani H, Kanbara T, Iwasa Y, Tsukagoshi K, Aoyagi Y, Kataura H: Gate capacitance in electrochemical transistor of single-walled carbon nanotube. *Appl Phys Lett* 2006, **88**:073104.

15. Ilani S, Donev LAK, Kindermann M, McEuen PL: **Measurement of the quantum capacitance of interacting electrons in carbon nanotubes.** *Nat Phys* 2006, **2**:687–691.
16. Fang T, Konar A, Xing H, Jena D: **Carrier statistics and quantum capacitance of graphene sheets and ribbons.** *Appl Phys Lett* 2007, **91**:092109.
17. Xia J, Chen F, Li J, Tao N: **Measurement of the quantum capacitance of graphene.** *Nat Nano* 2009, **4**:505–509.
18. Cho G, Kim Y-B, Lombardi F: **Assessment of CNTFET based circuit performance and robustness to PVT variations.** In Proceedings of the MWSCAS '09 52nd IEEE International Midwest Symposium on Circuits and Systems: August 2–5: *Cancun. New York: IEEE* 2009, **2009**:1106–1109.
19. Riyadi MA, Arora VK: **The channel mobility degradation in a nanoscale metal-oxide-semiconductor field effect transistor due to injection from the ballistic contacts.** *Journal of Applied Physics* 2011, **109**:056103.

doi:10.1186/1556-276X-7-467

Cite this article as: Tan et al.: Device and circuit-level performance of carbon nanotube field-effect transistor with benchmarking against a nano-MOSFET. *Nanoscale Research Letters* 2012 **7**:467.

Submit your manuscript to a SpringerOpen[®] journal and benefit from:

- Convenient online submission
- Rigorous peer review
- Immediate publication on acceptance
- Open access: articles freely available online
- High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at ► springeropen.com